

Remarks

This is a Response to the Official Action dated November 29, 2004.

Claims 1-15 are currently pending in the Application and Claims 16-20 are newly presented herein.

Claim 1-15

This response amends Claims 3-4, 8 and 13-14 to clarify the claims.

New Claims

This response adds new claims 16-20. The new claims are used to broaden the scope of the invention and are **not** offered in response to the Examiner's rejections. Support for the new Claims 16-20 can be found in the original Claims 1-3 and 9.

Claim objections

The Examiner suggests amending line 8 of Claim 8 by replacing the term "reverse" with the term "inverse." The Examiner also suggests amending line 9 of Claim 8 to further recite "a power source." The Examiner further suggests amending line 12 of Claim 8 to further recite "inverse." Finally, the Examiner suggests amending line 15 of Claim 8 by deleting the term "inverse." Applicants note that Claim 8 has been amended as suggested by the Examiner and respectfully request that the objection be withdrawn.

The Examiner also advised Applicants as to the Claims 13 and 14 being almost identical in scope to each other. Applicants note that Claims 13-14 have been amended and respectfully request that the objection be withdrawn.

35 U.S.C. §102(e) Rejection

Claims 1-3, 5, 9-11 and 13-15 stand rejected under 35 U.S.C. §102(e) as being anticipated by Nakajima (U.S. Patent No. 6,664,943). Applicants respectfully disagree.

The Examiner is reminded that “[a] claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference.” MPEP 2131 quoting *Verdegaal Bros. V. Union Oil Co. of California*, 814 F.2d 628, 631, 2 USPQ2d 1051, 1053 (Fed. Cir. 1987). The Examiner is also reminded that “[the] identical invention must be shown in as complete detail as is contained in the ... claim.” MPEP 2131 quoting *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989). The Applicants submit that the Examiner has not shown that Nakajima teaches each and every element as set forth in the rejected claims. In particular:

Claim 1

Applicants submit that the Examiner has not shown that Nakajima discloses, suggests or teaches, *inter alia*, at least the following features recited by Claim 1 of the present application:

“[a] level-shifting circuit, comprising:... an enable circuit coupled to the first output terminal ... ” (emphasis added)

The Examiner asserts that “a level-shifting circuit” recited in Claim 1 is disclosed in Figure 11 of Nakajima. See page 3 of the Office Action. The Examiner further asserts that the “enable circuit” recited in Claim 1 is disclosed by Nakajima’s transistors, Qn13, Qn14, Qp13, Qp14. See page 3 of the Office Action. Applicants respectfully disagree for the following reasons.

Applicants respectfully note that circuit disclosed in Figure 11 of Nakajima is an adaptation of circuits disclosed in Figures 7 and 10 of Nakajima. To fully understand the operation of the circuit in Figure 11 of Nakajima, it is important to understand the operation of circuits in Figures 7 and 10 of Nakajima.

Hence, Nakajima discloses a level shifting circuit “70” in Figure 7 comprising four transistors, Qp11, Qn11, Qp12 and Qn12, two inputs “in1” and “in2,” two outputs “xout” and “out,” and four resistors, R11, R12, R13 and R14. See Figure

7 of Nakajima. Wherein the voltage levels of the inputs “in1” and “in2” are level shifted to the power supply VDD amplitude output signals “out”, “xout.” See column 16, lines 45-49 of Nakajima. According to the Nakajima resistors, R11, R12, R13, R14 play an integral part in shifting the voltage levels of the inputs “in1” and “in2” to the power supply VDD amplitude output signals “out”, “xout.” See column 16, lines 17-45 of Nakajima.

Additionally, in Figure 10 Nakajima further discloses a variation of the level shifting circuit “70” disclosed in Figure 7. The level shifting circuit “70” disclosed in Figure 10 depicts four transistors, Qp13, Qn13, Qp14, Qn14, instead of four resistors, R11, R12, R13, disclosed in Figure 7. See Figure 10 of Nakajima. According to Nakajima, the circuit operation of the circuits in Figures 7 and 10 are the same even though the resistor elements R11-14 were replaced with transistors, Qp13-14, Qn13-14. See column 17, lines 34-36 of Nakajima.

Finally, in Figure 11 Nakajima discloses yet another variation of the level shifting circuit “70” disclosed in Figures 7 and 10. The level shifting circuit “70” disclosed in Figure 11 depicts the four transistors, Qp13, Qn13, Qp14, Qn14, being connected to an enabling circuit that comprises a terminal “80” and an inverter “79.” See Figure 11 of Nakajima. According to Nakajima, the control signal “CNTL” is applied from the terminal “80” to the gates of transistors Qn13, Qn14 and also to the gates of transistors Qp13, Qp14 after inversion by the inverter “79.” See column 17, lines 49-54 of Nakajima.

Therefore, contrary to the Examiner’s assertions, the “enable circuit” recited in Claim 1 is not disclosed by the transistors Qp13, Qn13, Qp14, Qn14, because these transistors perform as resistors that play an integral part in shifting the voltage levels of the inputs “in1” and “in2” to the power supply VDD amplitude output signals “out”, “xout.” Further, contrary to Examiner’s assertions, the enable circuit disclosed by Nakajima is connected to the transistors Qp13, Qn13, Qp14, Qn14 and not to the “the first output terminal” as recited in Claim 1.

Applicants submit that the Examiner has not shown that Nakajima teaches, discloses or suggests “an enable circuit coupled to the first output terminal” as claimed in Claim 1. Hence, Claim 1 is patentable over Nakajima and should be allowed by the Examiner. Claims 2-8 and 16, at least based on their dependency on Claim 1, are also believed to be patentable over Nakajima.

Claim 9

Applicants submit that the Examiner has not shown that Nakajima discloses, suggests or teaches, *inter alia*, at least the following features recited by Claim 9 of the present application:

“[a] level-shifting circuit, comprising:... an enable circuit coupled to the output terminal ...” (emphasis added).

Applicants submit that, at least for the reasons stated above, the Examiner has not shown that Nakajima teaches, discloses or suggests “an enable circuit coupled to the output terminal” as recited in Claim 9. Hence, Claim 9 is patentable over Nakajima and should be allowed by the Examiner. Claims 10-15 and 17, at least based on their dependency on Claim 9, are also believed to be patentable over Nakajima.

35 U.S.C. §103(a) Rejection

Claims 4, 6-8 and 12 stand rejected under 35 U.S.C. §103(a) as being obvious in view of Nakajima and further in view of Terletzki (U.S. Patent No. 6,501,298).

Applicants submit Claims 4, 6-8 and 12, at least based on their dependency on Claims 1 and 9, respectively, are believed to be patentable over Nakajima and Terletzki, because there is no prima facie 35 USC 103(a) case based on Nakajima and Terletzki, as shown above, and because the Examiner has not shown to the Applicants where Terletzki discloses, teaches or suggests the features not found in Nakajima.

Patentability of new Claim 20

New Claim 18 recites “a level modulating circuit having an input terminal and an inverse input terminal for respectively receiving a complementary pair of signals, and a first output terminal for outputting a first voltage level in response to the complementary pair of signals; and an enable circuit coupled to the first output terminal to cause the first output terminal to output a second voltage level signal independent of the first voltage level.” Applicants submit that at least some of these features are not disclosed by the prior art cited by the Examiner. Support for the new Claim 18 can at least be found in the originally submitted Claim 1.

Hence, Claim 18 is patentable and should be allowed by the Examiner. Claims 19-20, at least based on their dependency on Claim 18, are also believed to be patentable.

* * *

Conclusion


In view of the above, reconsideration and allowance of all the claims are respectfully solicited.

The Commissioner is authorized to charge any additional fees which may be required or credit overpayment to deposit account no. 12-0415. In particular, if this response is not timely filed, then the Commissioner is authorized to treat this response as including a petition to extend the time period pursuant to 37 CFR 1.136 (a) requesting an extension of time of the number of months necessary to make this response timely filed and the petition fee due in connection therewith may be charged to deposit account no. 12-0415.

I hereby certify that this correspondence is being deposited with the United States Post Office with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on


February 22, 2005
(Date of Deposit)

Corinda Humphrey
(Name of Person Signing)


(Signature)

February 22, 2005
(Date)

Respectfully submitted,



Alessandro Steinfel
Attorney for Applicants
Reg. No. 56,448
LADAS & PARRY
5670 Wilshire Boulevard, Suite 2100
Los Angeles, California 90036
(323) 934-2300